


DESCRIPTION

The HM2310C is the N-Channel logic enhancement mode power field effect transistor is produced using high cell density, DMOS trench technology. This high-density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high side switching.

PIN CONFIGURATION
SOT-23




1.Gate 2.Source 3.Drain


FEATURE

- 60V/3.0A, $R_{DS(ON)} = 90m\Omega$
 @ $V_{GS} = 10V$
- 60V/2.0A, $R_{DS(ON)} = 110m\Omega$
 @ $V_{GS} = 4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOT-23 package design

PART MARKING
SOT-23



Y: Year Code A: Process Code



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	V _{DSS}	60	V
Gate-Source Voltage	V _{GSS}	±20	V
Continuous Drain Current (T _J =150°C)	I _D	T _A =25°C 3.0	A
		T _A =70°C 1.6	
Pulsed Drain Current	I _{DM}	16	A
Continuous Source Current (Diode Conduction)	I _S	1.5	A
Power Dissipation	P _D	T _A =25°C 1.6	W
		T _A =70°C 1.0	
Operation Junction Temperature	T _J	-55/150	°C
Storage Temperature Range	T _{STG}	-55/150	°C
Thermal Resistance-Junction to Ambient	R _{θJA}	75	°C/W

ELECTRICAL CHARACTERISTICS (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit	
Static							
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=250\mu A$	60			V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1		2.5	V	
Gate Leakage Current	I_{GSS}	$V_{DS}=0V, V_{GS}=\pm 20V$			± 100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=48V, V_{GS}=0V$			1	uA	
		$V_{DS}=48V, V_{GS}=0V$ $T_J=55^\circ C$			5		
Drain-source On-Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=4.0A$ $V_{GS}=4.5V, I_D=3.0A$		80 100	90 110	$m\Omega$	
Forward Transconductance	g_{fs}	$V_{DS}=4.5V, I_D=3A$		10		S	
Diode Forward Voltage	V_{SD}	$I_S=1.2A, V_{GS}=0V$			1.1	V	
Dynamic							
Total Gate Charge	Q_g	$V_{DS}=15V$ $V_{GS}=10V$ $I_D=6.7A$		7		nC	
Gate-Source Charge	Q_{gs}			1.2			
Gate-Drain Charge	Q_{gd}			3.0			
Input Capacitance	C_{iss}	$V_{DS}=15V$ $V_{GS}=0V$ $F=1MHz$		410		pF	
Output Capacitance	C_{oss}			200			
Reverse Transfer Capacitance	C_{rss}			26			
Turn-On Time	$t_{d(on)tr}$	$V_{DD}=15V$ $R_L=15\Omega$ $I_D=1.0A$ $V_{GEN}=10V$ $R_G=6\Omega$		6.0	11	nS	
					8		18
Turn-Off Time	$t_{d(off)tf}$				16		29
					9		18

TYPICAL CHARACTERISTICS (25°C Unless noted)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics

TYPICAL CHARACTERISTICS (25°C Unless noted)




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J




Fig.7 Capacitance





Fig.8 Safe Operating Area

SOT-23 PACKAGE OUTLINE



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.900	1.100	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.000	0.035	0.039
b	0.300	0.500	0.012	0.020
c	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
e	0.950TYP		0.037TYP	
e1	1.800	2.000	0.071	0.079
L	0.550REF		0.022REF	
L1	0.300	0.500	0.012	0.020
theta	0°	8°	0°	8°