

Description

The HM30N02Q uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 20V, I_D = 30A$
- $R_{DS(ON)} < 8m\Omega @ V_{GS}=4.5V$
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application


- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply

100% UIS TESTED!


100% ΔV_{ds} TESTED!



Schematic diagram



Pin Assignment



DFN 3.3x3.3 EP top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM30N02Q	HM30N02Q	DFN3X3-8L	-	-	-

Absolute Maximum Ratings ($T_C=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Drain Current-Continuous	I_D	30	A
Drain Current-Continuous($T_C=100^\circ C$)	$I_D (100^\circ C)$	21	A
Pulsed Drain Current	I_{DM}	90	A
Maximum Power Dissipation	P_D	60	W
Derating factor		0.48	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	200	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	2.1	°C/W
--	-----------------	-----	------

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	20	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 12\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	0.5	0.8	1.4	V
Drain-Source On-State Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=20\text{A}$	-	5.5	8	$\text{m}\Omega$
		$V_{\text{GS}}=2.5\text{V}, I_{\text{D}}=15\text{A}$		8	11	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=20\text{A}$	15	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$V_{\text{DS}}=10\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	2000	-	PF
Output Capacitance	C_{oss}		-	500	-	PF
Reverse Transfer Capacitance	C_{rss}		-	200	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}}=10\text{V}, I_{\text{D}}=2\text{A}, R_{\text{L}}=1\Omega$ $V_{\text{GS}}=4.5\text{V}, R_{\text{G}}=3\Omega$	-	6.4	-	nS
Turn-on Rise Time	t_{r}		-	17.2	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	29.6	-	nS
Turn-Off Fall Time	t_{f}		-	16.8	-	nS
Total Gate Charge	Q_{g}	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=20\text{A}, V_{\text{GS}}=10\text{V}$	-	27	-	nC
Gate-Source Charge	Q_{gs}		-	6.5	-	nC
Gate-Drain Charge	Q_{gd}		-	6.4	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{s}}=10\text{A}$	-		1.2	V
Diode Forward Current (Note 2)	I_{s}		-	-	30	A
Reverse Recovery Time	t_{rr}	$T_{\text{J}} = 25^\circ\text{C}, \text{IF} = 20\text{A}$ $dI/dt = 100\text{A}/\mu\text{s}$ (Note 3)	-	25	-	nS
Reverse Recovery Charge	Q_{rr}		-	24	-	nC
Forward Turn-On Time	t_{ton}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. E_{AS} condition : $T_j=25^\circ\text{C}, V_{\text{DD}}=10\text{V}, V_{\text{G}}=10\text{V}, L=0.5\text{mH}, R_g=25\Omega$,

Test circuit


1) E_{AS} Test Circuit









2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)






Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 $V_{GS(th)}$ vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance

DFN3.3X3.3 EP Package Information

符号	单位: mm		
	MIN	MAX	TYP
A	0.75	0.85	0.8
B	0.25	0.35	0.3
C	0.18	0.22	0.2
D	3.2	3.3	3.25
E	3.2	3.3	3.25
F	2.2	2.5	2.35
G	1.8	2.0	1.9
H	0.3	0.4	0.35
I	0.15	0.25	0.2
J	0.4	0.5	0.45
K	0.6	0.7	0.65
L	1.38	1.58	1.48
M	1.8	2.1	1.95
N	0.15*45°		
O	0.4	0.5	0.45

The diagram illustrates the physical dimensions of the DFN3.3X3.3 package. It consists of three views: a top view showing the top and bottom lead heights (A, B) and lead spacing (C); a side view showing the total height (D), width (E), and lead thickness (F); and a bottom view showing the lead pitch (G), lead height (H), lead spacing (I), lead thickness (J), lead width (K), and lead length (L).