

N and P-Channel Enhancement Mode Power MOSFET

Description

The HM4622 uses advanced trench technology to provide excellent $R_{DS(ON)}$ and low gate charge . This device is suitable for use as a load switch or in PWM applications.

General Features

N-Channel

 $V_{DS} = 20V, I_{D} = 5.0A$

 $R_{DS(ON)}$ < 33m Ω @ V_{GS} =4.5V

 $R_{DS(ON)}$ < 40m Ω @ V_{GS} =2.2V

P-Channel

 $V_{DS} = -20V, I_{D} = -5.0A$


 $R_{DS(ON)}$ < 52m Ω @ V_{GS} =-4.5V

 $R_{DS(ON)}$ < 75m Ω @ V_{GS} =-2.5V

- High power and current handing capability
- Lead free product is acquired
- Surface mount pack age

Application

- PWM applications
- Load switch
- Power management



SOP-8 top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM4622	HM4622	SOP-8	Ø330mm	12mm	2500 units

Absolute Maximum Ratings (T_A=25 ℃unless otherwise noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V _{DS}	20	-20	٧
Gate-Source Voltage	V _{GS}	±12	±12	٧
Continuous Drain Current	I _D	5.0	-5.0	Α
Pulsed Drain Current (Note 1)	I _{DM}	20	-20	Α
Maximum Power Dissipation	P _D	2.5	2.5	W
Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 150	-55 To 150	$^{\circ}$ C



Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note2)	P	N-Ch	89	°C/W
merma resistance, sunction-to-Ambient (notez)	$\kappa_{ m \theta JA}$	P-Ch	90	CIVV

N-CH Electrical Characteristics ($T_A=25$ $^{\circ}$ C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			<u>'</u>			
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	20	22	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V_{GS} =±20 V , V_{DS} =0 V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS},I_{D}=250\mu A$	0.5	0.65	1.2	V
Danier Course On Otata Basistana		V _{GS} =4.5V, I _D =5A	-	22	33	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =2.5V, I _D =4A	-	33	40	mΩ
Forward Transconductance	g FS	V _{DS} =5V,I _D =5A	-	15	-	S
Dynamic Characteristics (Note4)	,		<u>'</u>			
Input Capacitance	C _{lss}	\/ -45\/\/ -0\/	-	255	-	PF
Output Capacitance	Coss	V_{DS} =15V, V_{GS} =0V, F=1.0MHz	-	45	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.UIVITZ	-	35	-	PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t _{d(on)}		-	4.5	-	nS
Turn-on Rise Time	t _r	V_{DD} =15V, R_L =3 Ω	-	2.5	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{GEN} =3 Ω	-	14.5	-	nS
Turn-Off Fall Time	t _f		-	3.5	-	nS
Total Gate Charge	Qg	\/ 45\/ 5A	-	5.2	-	nC
Gate-Source Charge	Q _{gs}	$V_{DS}=15V,I_{D}=5A,$	-	0.85	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V	-	1.3	-	nC
Drain-Source Diode Characteristics	- '		ı			
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =5A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	5	Α



..P.-CH.Electrical Characteristics (T_A=25 °C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	<u>.</u>					
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA		-22	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-24V,V _{GS} =0V	-	-	-1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	1		1			
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=-250\mu A$	-0.45	-0.7	-1	V
Drain Course On Ctata Basistana		V _{GS} =-4.5V, I _D =-4.1A	-	39	52	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-2.5V, I _D =-4A	-	58	75	mΩ
Forward Transconductance	G FS	V _{DS} =-5V,I _D =-4.1A	5.5	-	-	S
Dynamic Characteristics (Note4)	<u>.</u>					
Input Capacitance	C _{lss}	\/ - 15\/\/ -0\/	-	700	-	PF
Output Capacitance	Coss	- V _{DS} =-15V,V _{GS} =0V, F=1.0MHz	-	120	-	PF
Reverse Transfer Capacitance	C _{rss}	F-1.UIVITZ	-	75	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	9	-	nS
Turn-on Rise Time	t _r	V_{DD} =-15V,R _L =3.6 Ω	-	5	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =-10 V , R_{GEN} =3 Ω	-	28	-	nS
Turn-Off Fall Time	t _f		-	13.5	-	nS
Total Gate Charge	Qg		-	14	-	nC
Gate-Source Charge	Q _{gs}	V _{DS} =-15V,I _D =-4A,V _{GS} =-10V	-	3.1	-	nC
Gate-Drain Charge	Q_{gd}		-	3.	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-1A	-	-	-1.2	V

Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- **3.** Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production

N- Channel Typical Electrical and Thermal Characteristics (Curves)




Figure 1:Switching Test Circuit




Figure 3 Output Characteristics




Figure 5 Drain-Source On-Resistance






Figure 2:Switching Waveforms




Vgs Gate-Source Voltage (V)


Figure 4 Transfer Characteristics




ij-Juliction lemperature(C)

Figure 6 Drain-Source On-Resistance










Figure 8 Drain-Source On-Resistance





Figure 10 Source- Drain Diode Forward



Vds Drain-Source Voltage (V)

Figure 12 Safe Operation Area




Figure 13 Normalized Maximum Transient Thermal Impedance

P-Channel Typical Electrical and Thermal Characteristics




Figure 1:Switching Test Circuit




Figure 3 Power Dissipation




Figure 5 Output CHARACTERISTICS





Figure 2:Switching Waveforms



T_J-Junction Temperature(℃)

Figure 4 Drain Current






Figure 6 Drain-Source On-Resistance







Vgs Gate-Source Voltage (V)

Figure 9 Rdson vs Vgs




Figure 11 Gate Charge





Figure 8 Drain-Source On-Resistance



Vds Drain-Source Voltage (V)

Figure 10 Capacitance vs Vds




Figure 12 Source- Drain Diode Forward




Figure 13 Safe Operation Area







Figure 14 Normalized Maximum Transient Thermal Impedance

SOP-8 Package Information







C. mh a l	Dimensions Ir	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A	1. 350	1. 750	0. 053	0. 069	
A1	0. 100	0. 250	0.004	0. 010	
A2	1. 350	1. 550	0.053	0. 061	
b	0. 330	0. 510	0. 013	0. 020	
С	0. 170	0. 250	0.006	0. 010	
D	4. 700	5. 100	0. 185	0. 200	
Е	3. 800	4. 000	0. 150	0. 157	
E1	5. 800	6. 200	0. 228	0. 244	
е	1. 270 (BSC)		0. 050 (BSC)		
L	0. 400	1. 270	0. 016	0. 050	
θ	0°	8°	0°	8°	



Attention

- Any and all H&M SEMI products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be re asonably expected to result in serious physical and/or material damage. Consult with your H&M SEMI representative nearest you before using any H&M SEMI products described or contained herein in such applications.
- H&M SEMI assumes no responsi bility for eq uipment failu res that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all H&M SEMI products described or contained herein.
- Specifications of any and all H&M SEMI products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evalu ated in an independent device, the cu stomer's hould all ways evaluate and test devices mounted in the customer's products or equipment.
- H&M Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all H&M SEMI products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of H&M Semiconductor CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. H&M SEMI believes information herein is a ccurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the H&M SEMI product that you intend to use.
- This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.