

**General Description:**

J O 92P 42V, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-247, which accords with the RoHS standard.

**Features:**

- I **Fast Switching**
- I **Low ON Resistance**( $R_{dson} \leq 35m\Omega$ )
- I **Low Gate Charge** (Typical Data:87.4nC)
- I **Low Reverse transfer capacitances**(Typical:59pF)
- I **100% Single Pulse avalanche energy Test**



**Applications:**

UPS and inverter.

**Absolute** ( $T_J = 25^\circ C$  unless otherwise specified):

Symbol	Parameter	Rating	Units
$V_{DSS}$	Drain-to-Source Voltage	200	V
$I_D$	Continuous Drain Current $T_C = 25^\circ C$	70	A
	Continuous Drain Current $T_C = 100^\circ C$	42	A
$I_{DM}^{a1}$	Pulsed Drain Current $T_C = 25^\circ C$	280	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 30$	V
$E_{AS}^{a2}$	Single Pulse Avalanche Energy	2200	mJ
$dv/dt^{a3}$	Peak Diode Recovery dv/dt	5.0	V/ns
$P_D$	Power Dissipation $T_C = 25^\circ C$	367	W
	Derating Factor above $25^\circ C$	2.9	W/ $^\circ C$
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ C$
$T_L$	Maximum Temperature for Soldering	300	$^\circ C$

$V_{DSS}$	200	V
$I_D$	70	A
$P_D(T_C=25^\circ C)$	367	W
$R_{DS(ON)Typ}$	29.5	m $\Omega$



Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$V_{DSS}$	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	200	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	$I_D=250\mu A, \text{Reference } 25^\circ C$	--	0.24	--	V/°C
$I_{DSS}$	Drain to Source Leakage Current	$V_{DS}=200V, V_{GS}=0V, T_J=25^\circ C$	--	--	1	$\mu A$
		$V_{DS}=160V, V_{GS}=0V, T_J=125^\circ C$	--	--	100	$\mu A$
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=35A$	--	29.5	35	m $\Omega$
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	--	4.0	V
Pulse width $t_p \leq 300\mu s, \delta \leq 2\%$						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$g_{fs}$	Forward Transconductance	$V_{DS}=15V, I_D=35A$	--	46	--	S
$C_{iss}$	Input Capacitance	$V_{GS}=0V, V_{DS}=25V, f=1.0MHz$	--	4748	--	pF
$C_{oss}$	Output Capacitance		--	734	--	
$C_{rss}$	Reverse Transfer Capacitance		--	59	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=70A, V_{DD}=100V, R_G=25\Omega$	--	44	--	ns
$t_r$	Rise Time		--	250	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	95	--	
$t_f$	Fall Time		--	123	--	
$Q_g$	Total Gate Charge	$I_D=70A, V_{DD}=160V, V_{GS}=10V$	--	87.4	--	nC
$Q_{gs}$	Gate to Source Charge		--	27.7	--	
$Q_{gd}$	Gate to Drain ("Miller") Charge		--	34.4	--	

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$I_S$	Continuous Source Current (Body Diode)	$T_C = 25\text{ }^\circ\text{C}$	--	--	70	A
$I_{SM}$	Maximum Pulsed Current (Body Diode)		--	--	280	A
$V_{SD}$	Diode Forward Voltage	$I_S=70\text{A}, V_{GS}=0\text{V}$	--	--	1.5	V
$t_{rr}$	Reverse Recovery Time	$I_S=70\text{A}, T_j = 25\text{ }^\circ\text{C}$	--	185	--	ns
$Q_{rr}$	Reverse Recovery Charge	$dI_F/dt=100\text{A}/\mu\text{s}, V_{GS}=0\text{V}$	--	1700	--	nC
Pulse width $t_p \leq 300\mu\text{s}, \delta \leq 2\%$						

Symbol	Parameter	Max.	Units
$R_{\theta JC}$	Junction-to-Case	0.34	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	40	$^\circ\text{C}/\text{W}$

<sup>a1</sup>: Repetitive rating; pulse width limited by maximum junction temperature

<sup>a2</sup>:  $L=10\text{mH}, I_D=21\text{A}, \text{Start } T_j=25\text{ }^\circ\text{C}$

<sup>a3</sup>:  $I_{SD}=70\text{A}, di/dt \leq 100\text{A}/\mu\text{s}, V_{DD} \leq B V_{DS}, \text{Start } T_j=25\text{ }^\circ\text{C}$




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance , Junction to Case




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drain to Source on Resistance vs Junction Temperature




Figure 10 Typical Theshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage




Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms




Figure 16. Resistive Switching Test Circuit




Figure 17. Resistive Switching Waveforms




Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform




Figure20.Unclamped Inductive Switching Test Circuit





Figure21.Unclamped Inductive Switching Waveform





项 目	规范(mm)	
	MIN	MAX
A	4.6	5.2
A1	2.2	2.6
B	0.9	1.4
B1	1.75	2.35
B2	1.75	2.15
B3	2.8	3.35
B4	2.8	3.15
C	0.5	0.7
D	20.60	21.30
D1	16	18
E	15.5	16.10
E1	13	14.7
E2	3.80	5.3
E3	0.8	2.60
e	5.2	5.7
L	19	20.5
L1	3.9	4.6
ΦP	3.3	3.70
Q	5.2	6.00
S	5.8	6.6

TO-247 Package