

General Description:

J O 92P 42V", the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-247, which accords with the RoHS standard.

Features:

- | **Fast Switching**
- | **Low ON Resistance($R_{DS(on)} \leq 35\text{m}\Omega$)**
- | **Low Gate Charge (Typical Data: 87.4nC)**
- | **Low Reverse transfer capacitances(Typical: 59pF)**
- | **100% Single Pulse avalanche energy Test**



Applications:

UPS and inverter.

Absolute (T_J = 25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	200	V
I _D	Continuous Drain Current T _C = 25 °C	70	A
	Continuous Drain Current T _C = 100 °C	42	A
I _{DM} ^{a1}	Pulsed Drain Current T _C = 25 °C	280	A
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS} ^{a2}	Single Pulse Avalanche Energy	2200	mJ
dv/dt ^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P _D	Power Dissipation T _C = 25 °C	367	W
	Derating Factor above 25°C	2.9	W/°C
T _J , T _{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T _L	Maximum Temperature for Soldering	300	°C

V _{DSS}	200	V
I _D	70	A
P _D (T _C =25 °C)	367	W
R _{DS(ON)Typ}	29.5	mΩ



Symbol	Parameter	Test Conditions	Rating			Unit
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	200	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	I _D =250uA, Reference 25°C	--	0.24	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 200V, V _{GS} = 0V, T _J = 25°C	--	--	1	μA
		V _{DS} = 160V, V _{GS} = 0V, T _J = 125°C	--	--	100	μA
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} = +30V	--	--	100	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} = -30V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DSON}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =35A	--	29.5	35	mΩ
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0	--	4.0	V
Pulse width tp≤300μs, δ≤2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Transconductance	V _{DS} =15V, I _D =35A	--	46	--	S
C _{iss}	Input Capacitance		--	4748	--	
C _{oss}	Output Capacitance	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz	--	734	--	pF
C _{rss}	Reverse Transfer Capacitance		--	59	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D = 70A V _{DD} = 100V R _G = 25Ω	--	44	--	ns
t _r	Rise Time		--	250	--	
t _{d(OFF)}	Turn-Off Delay Time		--	95	--	
t _f	Fall Time		--	123	--	
Q _g	Total Gate Charge	I _D = 70A V _{DD} = 160V V _{GS} = 10V	--	87.4	--	nC
Q _{gs}	Gate to Source Charge		--	27.7	--	
Q _{gd}	Gate to Drain ("Miller") Charge		--	34.4	--	

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I _S	Continuous Source Current (Body Diode)	T _C = 25 °C	--	--	70	A
I _{SM}	Maximum Pulsed Current (Body Diode)		--	--	280	A
V _{SD}	Diode Forward Voltage	I _S =70A, V _{GS} =0V	--	--	1.5	V
t _{rr}	Reverse Recovery Time	I _S =70A, T _j = 25 °C	--	185	--	ns
Q _{rr}	Reverse Recovery Charge	dI _F /dt=100A/us, V _{GS} =0V	--	1700	--	nC
Pulse width tp≤300μs, δ≤2%						

Symbol	Parameter	Max.	Units
R _{θJC}	Junction-to-Case	0.34	°C/W
R _{θJA}	Junction-to-Ambient	40	°C/W

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: L=10mH, I_D=21A, Start T_j=25 °C

^{a3}: I_{SD} =70A, di/dt ≤100A/us, V_{DD}≤BV_{DS}, Start T_j=25 °C




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance , Junction to Case




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drian to Source on Resistance vs Junction Temperature




Figure 10 Typical Threshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage




Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms




Figure 16. Resistive Switching Test Circuit




Figure 17. Resistive Switching Waveforms




Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform






Figure20.Unclamped Inductive Switching Test Circuit

Figure21.Unclamped Inductive Switching Waveform





项 目	规范(mm)	
	MIN	MAX
A	4.6	5.2
A1	2.2	2.6
B	0.9	1.4
B1	1.75	2.35
B2	1.75	2.15
B3	2.8	3.35
B4	2.8	3.15
C	0.5	0.7
D	20.60	21.30
D1	16	18
E	15.5	16.10
E1	13	14.7
E2	3.80	5.3
E3	0.8	2.60
e	5.2	5.7
L	19	20.5
L1	3.9	4.6
ΦP	3.3	3.70
Q	5.2	6.00
S	5.8	6.6

TO-247 Package