

■ General Description

The PT JÏ FQÙ are current limited P-channel MOSFET power switch designed for high-side load switching applications. This switch operates with inputs ranging from 2.5V to 5.5V, making it ideal for both 3.3V and 5V systems. An integrated current-limiting circuit protects the input supply against large currents which may cause the supply to fall out of regulation. The PT JÏ FQÙ is also protected from thermal overload which limits power dissipation and junction temperatures. Current limit threshold is fixed internally. The quiescent supply current in active mode is only 25µA. In shutdown mode, the supply current decreases to less than 1µA.

The PT JÏ FQÙ is available in Pb-free packages and is specified over the -40°C to +85°C ambient temperature range.

■ Features

- Dual USB port power switches
- Input Voltage Range: 2.5V to 5.5V
- Fixed Current Limit
- Reverse Current Blocking
- Short-Circuit Response: 350ns
- Very Low Quiescent Current: 50µA (Typ)
- 1µA Max Shutdown Supply Current
- Under-Voltage Lockout
- Thermal Shutdown
- 4kV ESD Rating
- SOP8, MSOP8EP Packages
- Ambient Temperature Range: -40°C to +85°C


Applications

- Laptop/Desktop Computers and NetBooks
- 3G Wireless Cards
- Smart Phones and PDAs
- LCD TVs and Monitors
- Set-Top-Boxes
- MP3/MP4
- Printers
- Portable Game Players
- Portable Media Players and MIDs
- USB Keyboards
- USB Hard Disk Drives
- USB Memory Drives
- USB Hubs

■ Pin Configuration

P<A-+%&G

SOP8 (Top View)





90mΩ, %) A 8 i U'7\ UbbY"Current Limited USB Power Switch

■ Ordering Information


PART NUMBER	TEMPERATURE RANGE	MAXIMUM CURRENT	PACKAGE	TAPE&REEL
PT JÏ FŒÙ	-40°C to 85°C	1.7A	SOP8	-T

■ Available Options of the H&M Semi USB Power Switches


PART NUMBER	СН	ENABLE	R _{ds(ON)}	Current Limit	MAX I _{OUT} (DC)	P2P COMPATIBLE	PACKAGES
< A - +%&G	2	Active High	90mΩ	2.2A	1.7A	AP2192,TPS2064, RT9712	SOP8



■ Typical Application Diagram



■ Function Block Diagram





■ Pin Description

Pin No.	Pin Name	Pin Function	
1	GND	Ground	
2	IN	Voltage input pin	
3	EN1	Switch 1 enable input, active high	
4	EN2	Switch 2 enable input, active high	
5	FLG2	Switch 2 over-current and over-temperature fault report, open-drain	
6	OUT2	Switch 2 voltage output pin	
7	OUT1	Switch 1 voltage output pin	
8	FLG1	Switch 1 over-current and over-temperature fault report, open-drain	

■ Absolute Maximum Rating

- Abootato maximum rating					
Parameter	Rating	Unit			
IN, EN, /FLT Voltage	-0.3 to 6	V			
OUT Voltage	-0.3 to $V_{IN} + 0.3$	V			
OUT Current	Internal Limited	Α			
Power Dissipation	SOP8	1250	mW		
Package Thermal Resistance(θ JA) SOP8		125	°C/W		
Operating Junction Temperature	-40 to 125	°C			
Storage Temperature	-55 to 150	°C			
Lead Temperature (Soldering, 10 sec)	300	°C			



■ Electrical Characteristics


 $(V_{IN} = +5.0V, T_A = -40^{\circ}C \text{ to } 85^{\circ}C, \text{ typical values at } T_A = 25^{\circ}C, \text{ unless otherwise stated})$

Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit
V_{IN}	Input Voltage Range		2.7		5.5	V
V_{UVLO}	Input UVLO		1.8		2.5	٧
I _{SHDN}	Input Shutdown Quiescent Current	Disabled, V_{EN} =0V, OUT floating or shorted to ground		0.1	1	μА
IQ	Input Quiescent Current /Channel	Enabled, V _{EN} =V _{IN} , I _{OUT} = 0		25	40	μΑ
R _{DS(ON)}	Switch on-resistance	V _{IN} =5V, I _{OUT} =1.3A		90	110	mΩ
I _{LMT}	Current Limit	V _{IN} =5V, V _{OUT} =4.5V	1.6	2.0	2.6	Α
V_{IL}	EN Input Logic Low Voltage				8.0	V
V_{IH}	EN Input Logic High Voltage		2.0			V
I _{SINK}	EN Input leakage	V _{EN} = 5V		0.01	1	μΑ
$T_{D(ON)}$	Output Turn-on Delay Time	V_{IN} =5V, C_L =1uF, R_{load} =10 Ω		10		μS
T_R	Output Turn-on Rise Time	V_{IN} =5V, C_L =1uF, R_{load} =10 Ω		800		μS
$T_{D(OFF)}$	Output Turn-off Delay Time	V_{IN} =5V, C_L =1uF, R_{load} =10 Ω		60		μS
T_F	Output Turn-off Fall Time	V_{IN} =5V, C_L =1uF, R_{load} =10 Ω		20	200	μS
T _{FLT BLANK}	FLT Blanking Time			4		ms
$V_{FLT\ Lo}$	FLT Logic Low Voltage	$I_{FLT(SINK)} = 1mA$			0.4	V
I _{FLT}	FLT Leakage Current	V _{FLT} = 5V, Enabeld, No Fault Conditions		0.1	1	μΑ
R _{dischrg}	Output discharge FET Rdson	V _{IN} = 5V, EN=0V, VOUT=5V		100	200	Ω
T _{SHDN}	Thermal shutdown threshold	V _{IN} = 5V		135		°C
T _{HYS}	Thermal shutdown hysteresis	$V_{IN} = 5V$		15		°C




■ Typical Performance Characteristics


Current Limit VS Temperature




RDS(on) VS Temperature





Supply Current VS Temperature




Current Limit VS Input Voltage









UVLO at Falling






90mΩ, %) A 8 i U'7\ UbbY"Current Limited USB Power Switch







Over Load Response VS FLT



Turnoff Delay and Fall time



Turnon Delay and Output Response





90mΩ, %) A 8 i U'7\ UbbY"Current Limited USB Power Switch

Operation

HM9712S is an integrated power switch with a low Rdson P-channel MOSFET, internal gate rive circuit, programmable current limiting, and thermal protection. When the device is active, if there is no load, the device only consumes 25uA supply current, which makes the device suitable for battery powered applications.

Power Supply Considerations

A 0.01-μF to 0.1-μF ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input and minimize the input voltage droops. Additionally, bypassing the output with a 0.01-μF to 0.1-μF ceramic capacitor improves the immunity of the device to short-circuit transients.

Power Dissipation and Junction Temperature

The low on-resistance on the P-channel MOSFET allows the small surface-mount packages to pass large currents. It is good design practice to check power dissipation and junction temperature for each application. Begin by determining the $R_{DS(ON)}$ of the P-channel MOSFET relative to the input voltage and operating temperature. Using the highest operating ambient temperature of interest and $R_{DS(ON)}$, the power dissipation per switch can be calculated by:

$$P_D = R_{DS(ON)} \times I^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\Theta JA} + T_A$$

Where:

T_A= Ambient temperature

 $R_{\Theta JA}$ = Thermal resistance

 P_D = Total power dissipation

Compare the calculated junction temperature with the maximum junction temperature which is 125°C. If they are within degrees, either the maximum load current needs to be reduced or another package option will be required.

FLT Output

The FAULT Flag (FLT) is provided to alert the system if a HM9712S load is not receiving sufficient voltage to operate properly. If current limiting circuit is active for more than approximately 4ms, the FAULT Flag is pulled to ground through an approximately 100Ω resistor. The filtering of voltage or current transients of less than 4ms prevents capacitive loads connected to the HM9712S output from activating the FAULT Flag when they are initially attached. However, if the device is entering over-temperature conditions, the FLT will be pulled low without delay or deglitch. Pull-up resistance of $1k\Omega$ to $100k\Omega$ on FLT pin is recommended. Since FLT is an open drain terminal, it may be pulled up to any unrelated voltage less than the maximum operating voltage of 5.5V, allowing for level shifting between circuits.

Thermal Protection


Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The HM9712S implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 135°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 15°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

PCB Layout Guide

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines for reference.

- 1) Keep the path of current short and minimize the loop area formed by Input and output capacitor.
- 2) Output capacitor and IC must be on the same side, The distance of outpin and output capacitor <3mm is recommended.






- 3) Bypass ceramic capacitors are suggested to be put close to the Vin Pin.
- 4) Connect IN, OUT, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.
- 5) A 2-layer PCB layout is recommended.

Marking Information

SOP8




^{**}For More detailed marking information, contact our sales representative directly or through a </ri>




■ Package Information


SOP8





■ Packing Information





Package Type	Carrier Width (W)	Pitch (P)	Reel Size(D)	Packing Minimum
SOP8	12.0±0.3 mm	8.0±0.1 mm	330mm Max	2500pcs

Note: Carrier Tape Dimension, Reel Size and Packing Minimum