


■ **Ordering Information**

| PART NUMBER | TEMPERATURE RANGE | MAXIMUM CURRENT | PACKAGE | TAPE&REEL |
|-------------|-------------------|-----------------|---------|-----------|
| HM971&G | -40°C to 85°C | 1.7A | SOP8 | -T |


■ **Available Options of the H&M Semi USB Power Switches**

| PART NUMBER | CH | ENABLE | R _{ds(ON)} | Current Limit | MAX I _{OUT} (DC) | P2P COMPATIBLE | PACKAGES |
|-------------|----|-------------|---------------------|---------------|---------------------------|------------------------|----------|
| HM971&G | 2 | Active High | 90mΩ | 2.2A | 1.7A | AP2192,TPS2064, RT9712 | SOP8 |

■ Typical Application Diagram



■ Function Block Diagram



■ Pin Description

| Pin No. | Pin Name | Pin Function |
|---------|----------|---|
| 1 | GND | Ground |
| 2 | IN | Voltage input pin |
| 3 | EN1 | Switch 1 enable input, active high |
| 4 | EN2 | Switch 2 enable input, active high |
| 5 | FLG2 | Switch 2 over-current and over-temperature fault report, open-drain |
| 6 | OUT2 | Switch 2 voltage output pin |
| 7 | OUT1 | Switch 1 voltage output pin |
| 8 | FLG1 | Switch 1 over-current and over-temperature fault report, open-drain |

■ Absolute Maximum Rating

| Parameter | | Rating | Unit |
|---|------|------------------------|------|
| IN, EN, /FLT Voltage | | -0.3 to 6 | V |
| OUT Voltage | | -0.3 to $V_{IN} + 0.3$ | V |
| OUT Current | | Internal Limited | A |
| Power Dissipation | SOP8 | 1250 | mW |
| Package Thermal Resistance(θ_{JA}) | SOP8 | 125 | °C/W |
| Operating Junction Temperature | | -40 to 125 | °C |
| Storage Temperature | | -55 to 150 | °C |
| Lead Temperature (Soldering, 10 sec) | | 300 | °C |


■ **Electrical Characteristics**

($V_{IN} = +5.0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$, typical values at $T_A = 25^{\circ}C$, unless otherwise stated)


| Symbol | Parameter | Test Conditions | Min | Typ. | Max | Unit |
|------------------|----------------------------------|---|-----|------|-----|-------------|
| V_{IN} | Input Voltage Range | | 2.7 | | 5.5 | V |
| V_{UVLO} | Input UVLO | | 1.8 | | 2.5 | V |
| I_{SHDN} | Input Shutdown Quiescent Current | Disabled, $V_{EN}=0V$, OUT floating or shorted to ground | | 0.1 | 1 | μA |
| I_Q | Input Quiescent Current /Channel | Enabled, $V_{EN}=V_{IN}$, $I_{OUT}=0$ | | 25 | 40 | μA |
| $R_{DS(ON)}$ | Switch on-resistance | $V_{IN}=5V$, $I_{OUT}=1.3A$ | | 90 | 110 | m Ω |
| I_{LMT} | Current Limit | $V_{IN}=5V$, $V_{OUT}=4.5V$ | 1.6 | 2.0 | 2.6 | A |
| V_{IL} | EN Input Logic Low Voltage | | | | 0.8 | V |
| V_{IH} | EN Input Logic High Voltage | | 2.0 | | | V |
| I_{SINK} | EN Input leakage | $V_{EN} = 5V$ | | 0.01 | 1 | μA |
| $T_{D(ON)}$ | Output Turn-on Delay Time | $V_{IN} = 5V$, $C_L = 1\mu F$, $R_{load} = 10\Omega$ | | 10 | | μs |
| T_R | Output Turn-on Rise Time | $V_{IN} = 5V$, $C_L = 1\mu F$, $R_{load} = 10\Omega$ | | 800 | | μs |
| $T_{D(OFF)}$ | Output Turn-off Delay Time | $V_{IN} = 5V$, $C_L = 1\mu F$, $R_{load} = 10\Omega$ | | 60 | | μs |
| T_F | Output Turn-off Fall Time | $V_{IN} = 5V$, $C_L = 1\mu F$, $R_{load} = 10\Omega$ | | 20 | 200 | μs |
| $T_{FLT\ BLANK}$ | FLT Blanking Time | | | 4 | | ms |
| $V_{FLT\ LO}$ | FLT Logic Low Voltage | $I_{FLT(SINK)} = 1mA$ | | | 0.4 | V |
| I_{FLT} | FLT Leakage Current | $V_{FLT} = 5V$, Enabled, No Fault Conditions | | 0.1 | 1 | μA |
| $R_{dischrg}$ | Output discharge FET Rdson | $V_{IN} = 5V$, $EN=0V$, $V_{OUT}=5V$ | | 100 | 200 | Ω |
| T_{SHDN} | Thermal shutdown threshold | $V_{IN} = 5V$ | | 135 | | $^{\circ}C$ |
| T_{HYS} | Thermal shutdown hysteresis | $V_{IN} = 5V$ | | 15 | | $^{\circ}C$ |

■ Typical Performance Characteristics


Current Limit VS Temperature




RDS(on) VS Temperature




Supply Current VS Temperature




Current Limit VS Input Voltage



UVLO at Rising




UVLO at Falling




Over Load Response VS Vout



Short Circuit Response and Thermal Shut Down




Over Load Response VS FLT



Turnoff Delay and Fall time



Turnon Delay and Output Response



■ Operation

HM9712S is an integrated power switch with a low $R_{ds(on)}$ P-channel MOSFET, internal gate drive circuit, programmable current limiting, and thermal protection. When the device is active, if there is no load, the device only consumes 25uA supply current, which makes the device suitable for battery powered applications.

Power Supply Considerations

A 0.01-μF to 0.1-μF ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input and minimize the input voltage droops. Additionally, bypassing the output with a 0.01-μF to 0.1-μF ceramic capacitor improves the immunity of the device to short-circuit transients.

Power Dissipation and Junction Temperature

The low on-resistance on the P-channel MOSFET allows the small surface-mount packages to pass large currents. It is good design practice to check power dissipation and junction temperature for each application. Begin by determining the $R_{DS(ON)}$ of the P-channel MOSFET relative to the input voltage and operating temperature. Using the highest operating ambient temperature of interest and $R_{DS(ON)}$, the power dissipation per switch can be calculated by:

$$P_D = R_{DS(ON)} \times I^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

T_A = Ambient temperature

$R_{\theta JA}$ = Thermal resistance

P_D = Total power dissipation

Compare the calculated junction temperature with the maximum junction temperature which is 125°C. If they are within degrees, either the maximum load current needs to be reduced or another package option will be required.

FLT Output

The FAULT Flag (FLT) is provided to alert the system if a HM9712S load is not receiving sufficient voltage to operate properly. If current limiting circuit is active for more than approximately 4ms, the FAULT Flag is pulled to ground through an approximately 100Ω resistor. The filtering of voltage or current transients of less than 4ms prevents capacitive loads connected to the HM9712S output from activating the FAULT Flag when they are initially attached. However, if the device is entering over-temperature conditions, the FLT will be pulled low without delay or glitch. Pull-up resistance of 1kΩ to 100kΩ on FLT pin is recommended. Since FLT is an open drain terminal, it may be pulled up to any unrelated voltage less than the maximum operating voltage of 5.5V, allowing for level shifting between circuits.


Thermal Protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The HM9712S implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 135°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 15°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

PCB Layout Guide

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines for reference.


- 1) Keep the path of current short and minimize the loop area formed by Input and output capacitor.
- 2) Output capacitor and IC must be on the same side, The distance of outpin and output capacitor <3mm is recommended.



- 3) Bypass ceramic capacitors are suggested to be put close to the Vin Pin.
- 4) Connect IN, OUT, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.
- 5) A 2-layer PCB layout is recommended.

■ **Marking Information**

SOP8



**For More detailed marking information, contact our sales representative directly or through a distributor located in your area.

■ Package Information

SOP8

