

N-Channel Super Trench Power MOSFET

Description

The PTÙIÍPFÍS uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.


General Features

- $V_{DS} = 150V, I_D = 45A$
- $R_{DS(ON)} = 24m\Omega$ (typical) @ $V_{GS} = 10V$
- Excellent gate charge $\times R_{DS(on)}$ product(FOM)
- Very low on-resistance $R_{DS(on)}$
- 175 °C operating temperature
- Pb-free lead plating
- 100% UIS tested


Application

- LED backlighting
- Ideal for high-frequency switching and synchronous rectification


100% UIS TESTED!



Schematic diagram



Marking and pin assignment



TO-252 -2Ltop view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
PTÙIÍPFÍS	PTÙIÍPFÍS	TO-252EG	1000	25mm	Units

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	150	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	45	A
Drain Current-Continuous($T_C=100^\circ C$)	$I_D (100^\circ C)$	31.8	A
Pulsed Drain Current	I_{DM}	180	A
Maximum Power Dissipation	P_D	130	W
Derating factor		0.87	W/°C
Single pulse avalanche energy (Note 5)	E_{AS}	200	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Résistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	1.15	°C/W
--	-----------------	------	------

Electrical Characteristics ($T_A=25^\circ C$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS}=0V, I_D=250\mu A$	150	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=150V, V_{GS}=0V$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	3.1	4.0	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$	-	24	27.5	$m\Omega$
Gate resistance	R_G		-	6.2	-	Ω
Forward Transconductance	g_{FS}	$V_{DS}=5V, I_D=20A$	15	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$V_{DS}=75V, V_{GS}=0V, F=1.0MHz$	-	1300		PF
Output Capacitance	C_{oss}		-	162		PF
Reverse Transfer Capacitance	C_{rss}		-	11.7		PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=75V, R_L=7.5\Omega$ $V_{GS}=10V, R_G=3\Omega$	-	10	-	nS
Turn-on Rise Time	t_r		-	6.5	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	16	-	nS
Turn-Off Fall Time	t_f		-	7	-	nS
Total Gate Charge	Q_g	$V_{DS}=75V, I_D=20A, V_{GS}=10V$	-	21.1	-	nC
Gate-Source Charge	Q_{gs}		-	8	-	nC
Gate-Drain Charge	Q_{gd}		-	4.6	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{GS}=0V, I_S=20A$	-	-	1.2	V
Diode Forward Current (Note 2)	I_S		-	-	45	A
Reverse Recovery Time	t_{rr}	$T_J = 25^\circ C, I_F = I_S$ $dI/dt = 100A/\mu s$ (Note 3)	-	30	-	nS
Reverse Recovery Charge	Q_{rr}		-	135	-	nC

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition : $T_J=25^\circ C, V_{DD}=75V, V_G=10V, L=0.5mH, R_G=25\Omega$

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating





Figure 11 Normalized Maximum Transient Thermal Impedance

TO-252-2L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.20	2.38	0.087	0.094
A1	0.00	0.10	0.000	0.004
A2	0.90	1.10	0.035	0.043
b	0.72	0.85	0.028	0.033
b1	0.72	0.90	0.028	0.035
b2	5.13	5.46	0.202	0.215
c	0.47	0.60	0.019	0.024
D	6.00	6.20	0.236	0.244
D1	5.25	--	0.207	--
E	6.50	6.70	0.256	0.264
E1	4.70	--	0.185	--
e	2.19	2.39	0.086	0.094
H	9.80	10.40	0.386	0.409
L	1.40	1.70	0.055	0.067
L1	2.90 REF		0.114 REF	
L2	0.508 BSC		0.020 BSC	
L3	0.90	1.25	0.035	0.049
L4	0.60	1.00	0.024	0.039
L5	0.15	0.75	0.006	0.030
L6	1.80 REF		0.071 REF	
Φ	1.20	1.40	0.047	0.055
θ	0°	8°	0°	8°