

1,5 A, Step –Up/Down/Inverting Switching Regulator


DESCRIPTION

PT 34063 is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components.

FEATURES

- Operation from 3.0 V to 40 V Input
- Low Standby Current
- Current Limiting
- Output Switch Current to 1.5 A
- Output Voltage Adjustable
- Frequency Operation to 100 kHz
- Precision 2% Reference
- 8 pin DIP and SO package

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (for IC in Package)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	40	V _{dc}
Comparator Input Voltage Range	V _{IR}	-0.3 to +40	V _{dc}
Switch Collector Voltage	V _C (switch)	40	V _{dc}
Switch Emitter Voltage (V _{PIN1} = 40 V)	V _E (switch)	40	V _{dc}
Switch Collector to Emitter Voltage	V _{CE} (switch)	40	V _{dc}
Driver Collector Voltage	V _C (driver)	40	V _{dc}
Driver Collector Current (Note 1)	I _C (driver)	100	mA
Switch Current	I _{sw}	1.5	A
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

(V_{cc} = 5.0 V, T_A = T_{low} to T_{high} unless otherwise specified, for IC in Package)

Characteristics	Symbol	Min	Typ	Max	Unit
OSCILLATOR					
Frequency (V _{pin5} = 0V, C _T = 1.0 nF, T _A = 25°C)	f _{OSC}	24	33	42	kHz
Charge Current (V _{CC} = 5.0V to 40V, T _A = 25°C)	I _{chg}	24	35	42	μA
Discharge Current (V _{CC} = 5.0V to 40V, T _A = 25°C)	I _{dischg}	140	220	260	μA
Discharge to Charge Current Ratio (Pin 7 to V _{CC} , T _A = 25°C)	I _{dischg} / I _{chg}	5.2	6.5	7.5	—
Current Limit Sense Voltage (I _{chg} = I _{dischg} , T _A = 25°C)	V _{ipk} (sence)	250	300	350	mV
OUTPUT SWITCH					
Saturation Voltage, Darlington Connection (I _{sw} = 1.0 A, Pins 1, 8 connected)	V _{CE} (sat)	—	1.0	1.3	V
Saturation Voltage, Darlington Connection (I _{sw} = 1.0 A, R _{pin 8} = 82Ω to V _{CC} , Forced β ≅ 20)	V _{CE} (sat)	—	0.45	0.7	V
DC Current Gain (I _{sw} = 1.0 A, V _{CE} = 5.0 V, T _A = 25°C)	h _{FE}	50	75	—	—
Collector Off-State Current (V _{CE} = 40 V)	I _C (off)	—	40	100	μA
COMPARATOR					
Threshold Voltage (T _A = 25°C)	V _{th}	1.225	1.25	1.275	V
(T _A = T _{low} to T _{high})		1.21	—	1.29	
Threshold Voltage Line Regulation (V _{cc} = 3.0 V to 40 V)	Reg _{line}	—	1.4	5.0	mV
Input Bias Current (V _{in} = 0 V)	I _{IB}	—	-20	-400	nA
TOTAL DEVICE					
Supply Current (V _{cc} = 5.0 V to 40 V, C _T = 1.0 nF, Pin 7 = V _{CC} , V _{pin 5} > V _{th} , Pin 2 = Gnd, remaining pins open)	I _{CC}	—	—	4.0	mA

Figure 1. Step-Up Converter





Figure 2. External Current Boost Connections for IC Peak Greater than 1.5 A

2.a External NPN Switch



2.b External NPN Saturated Switch




Figure 3. Step-Down Converter





Figure 4. External Current Boost Connections for IC Peak Greater than 1.5 A

4.a External NPN Switch



4.b External NPN Switch




Figure 5. Voltage Inverting Converter





Figure 6. External Current Boost Connections for IC Peak Greater than 1.5 A

6.a External NPN Switch



6.b External NPN Saturated Switch




Figure 7. Design Formula Table

Calculation	Step-Up	Step-Down	Voltage-Inverting
t_{on}/t_{off}	$\frac{V_{out} + V_F - V_{in(min)}}{V_{in(min)} - V_{sat}}$	$\frac{V_{out} + V_F}{V_{in(min)} - V_{sat} - V_{out}}$	$\frac{ V_{out} + V_F}{V_{in(min)} + V_{sat}}$
$(t_{on}+t_{off})_{max}$	$\frac{1}{f_{min}}$	$\frac{1}{f_{min}}$	$\frac{1}{f_{min}}$
C_T	$4.0 \times 10^{-5} t_{on}$	$4.0 \times 10^{-5} t_{on}$	$4.0 \times 10^{-5} t_{on}$
$I_{pk(switch)}$	$2 I_{out(max)} \left\ \frac{t_{on}}{t_{off}} + 1 \right\ $	$2 I_{out(max)}$	$2 I_{out(max)} \left\ \frac{t_{on}}{t_{off}} + 1 \right\ $
R_{sc}	$0.3/I_{pk(switch)}$	$0.3/I_{pk(switch)}$	$0.3/I_{pk(switch)}$
$L_{(min)}$	$\left\ \frac{(V_{in(min)} - V_{sat})}{I_{pk(switch)}} \right\ = t_{on(max)}$	$\left\ \frac{(V_{in(min)} - V_{sat} - V_{out})}{I_{pk(switch)}} \right\ = t_{on(max)}$	$\left\ \frac{(V_{in(min)} - V_{sat})}{I_{pk(switch)}} \right\ = t_{on(max)}$
C_O	$9 \frac{I_{out} t_{on}}{V_{ripple(pp)}}$	$\frac{I_{pk(switch)} (t_{on} + t_{off})}{8 V_{ripple(pp)}}$	$9 \frac{I_{out} t_{on}}{V_{ripple(pp)}}$

V_{sat} = Saturation voltage of the output switch.

V_F = Forward voltage drop of the output rectifier.

The following power supply characteristics must be chosen:

V_{in} - Nominal input voltage.

V_{out} - Desired output voltage,

$$|V_{out}| = 1.25 \left\| 1 + \frac{R_2}{R_1} \right\|$$

I_{out} - Desired output current.

f_{min} - Minimum desired output switching frequency at the selected values of V_{in} and I_O .

$V_{ripple(p-p)}$ – Desired peak-to-peak output ripple voltage. In practice, the calculated capacitor value will need to be increased due to its equivalent series resistance and board layout. The ripple voltage should be kept to a low value since it will directly affect the line and load regulation.