

## P-Channel Enhancement Mode Power MOSFET

### Description

The HM4421F uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge .This device is well suited for high current load applications.

### General Features


- $V_{DS} = -60V, I_D = -7.5A$
- $R_{DS(ON)} < 45m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} < 60m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

### Application


- Load switch

**100% UIS TESTED!**


**100%  $\Delta V_{ds}$  TESTED!**



Schematic diagram



Marking and pin Assignment



SOP-8 top view

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM4421F	HM4421F	SOP8	-	-	-

### Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-1.5	A
Drain Current-Continuous( $T_c=100^\circ C$ )	$I_D (100^\circ C)$	-1.5	A
Pulsed Drain Current	$I_{DM}$	-GG	A
Maximum Power Dissipation	$P_D$	3	W
Derating factor		0.76	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	$E_{AS}$	722	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	1.31	$^\circ C/W$
---	-----------------	------	--------------

**Electrical Characteristics ( $T_c=25^\circ\text{C}$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-60	-	-	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=-60\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm100$	nA
<b>On Characteristics</b> (Note 3)						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1.2		-2.5	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-1.5\text{A}$	-		45	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-1.5\text{A}$	-		60	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-1.5\text{A}$	-	25	-	S
<b>Dynamic Characteristics</b> (Note 4)						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=-25\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	6460	-	PF
Output Capacitance	$C_{\text{oss}}$		-	719	-	PF
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	535	-	PF
<b>Switching Characteristics</b> (Note 4)						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=-30\text{V}, R_{\text{L}}=1.5\Omega, V_{\text{GS}}=-10\text{V}, R_{\text{G}}=3\Omega$	-	15	-	nS
Turn-on Rise Time	$t_{\text{r}}$		-	17	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	40	-	nS
Turn-Off Fall Time	$t_{\text{f}}$		-	45	-	nS
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{DS}}=-30, I_{\text{D}}=-1.5\text{A}, V_{\text{GS}}=-10\text{V}$	-	75		nC
Gate-Source Charge	$Q_{\text{gs}}$		-	16		nC
Gate-Drain Charge	$Q_{\text{gd}}$		-	19		nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=-1.5\text{A}$	-		-1.2	V
Diode Forward Current (Note 2)	$I_{\text{S}}$		-	-	-1.5	A
Reverse Recovery Time	$t_{\text{rr}}$	$T_J = 25^\circ\text{C}, IF = -1.5\text{A}$ $di/dt = -100\text{A}/\mu\text{s}$ (Note3)	-	50		nS
Reverse Recovery Charge	$Q_{\text{rr}}$		-	59		nC
Forward Turn-On Time	$t_{\text{ton}}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition:  $T_j=25^\circ\text{C}, V_{\text{DD}}=-20\text{V}, V_{\text{G}}=-10\text{V}, L=1\text{mH}, R_g=25\Omega, I_{\text{AS}}=38\text{A}$

### Test Circuit


#### 1) E<sub>AS</sub> Test Circuit



#### 2) Gate Charge Test Circuit



#### 3) Switch Time Test Circuit



### Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV<sub>DSS</sub> vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 ID Current Derating vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

**SOP-8 PACKAGE IN FORMATION**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.660	0.860	0.026	0.034
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	0.483 TYP.		0.190 TYP.	
E	6.000	6.200	0.236	0.244
e	2.186	2.386	0.086	0.094
L	9.800	10.400	0.386	0.409
L1	2.900 TYP.		0.114 TYP.	
L2	1.400	1.700	0.055	0.067
L3	1.600 TYP.		0.063 TYP.	
L4	0.600	1.000	0.024	0.039
Φ	1.100	1.300	0.043	0.051
θ	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.350 TYP.		0.211 TYP.	