


200V N-Channel Enhancement Mode MOSFET

Description

The HM3N20MR uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.




General Features

- $V_{DS} = 200V, I_D = 3A$
- $R_{DS(ON)} < 1300m\Omega @ V_{GS}=10V$ (Typ:1000m Ω)
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
HM3N20MR	SOT23-3	3N20	3000

Absolute Maximum Ratings ($T_A=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	200	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	3	A
Drain Current-Pulsed (Note 1)	I_{DM}	9	A
Maximum Power Dissipation	P_D	3	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^{\circ}C$
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	41.7	$^{\circ}C/W$



200V N-Channel Enhancement Mode MOSFET

Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	200	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2		4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =3A	-	1000	1300	mΩ
Forward Transconductance	g _{FS}	V _{DS} =15V, I _D =3A	-	8	-	S
Input Capacitance	C _{ISS}	V _{DS} =25V, V _{GS} =0V, F=1.0MHz	-	580	-	PF
Output Capacitance	C _{OSS}		-	90	-	PF
Reverse Transfer Capacitance	C _{RSS}		-	3	-	PF
Turn-on Delay Time	t _{d(on)}	V _{DD} =100V, R _L =15Ω V _{GS} =10V, R _G =2.5Ω	-	10	-	nS
Turn-on Rise Time	t _r		-	12	-	nS
Turn-Off Delay Time	t _{d(off)}		-	15	-	nS
Turn-Off Fall Time	t _f		-	15	-	nS
Total Gate Charge	Q _g	V _{DS} =100V, I _D =3A, V _{GS} =10V	-	12		nC
Gate-Source Charge	Q _{gs}		-	2.5	-	nC
Gate-Drain Charge	Q _{gd}		-	3.8	-	nC
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =3A	-	-	1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	3	A


Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production


200V N-Channel Enhancement Mode MOSFET

Test Circuit


1) E_{AS} test circuit



2) Gate charge test circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance

SOT23-3L Package outline

