
LI-ION/POLYMER 3-CELL PROTECTOR

GENERAL DESCRIPTION

HM8253A Series is a protection IC for 3 serial-cell lithium-ion / lithium polymer rechargeable batteries and includes high accuracy voltage detection circuits、 delay circuits and Cell balance circuits。

HM8253A Series is suitable for protecting 3 serial-cell rechargeable lithium-ion / lithium polymer battery packs from over-charge, over-discharge, over-current , short-circuiting and cell-unbalance.

FEATURES

- Manufactured with High Voltage Tolerant Process Maximum Rating 28V

- Low supply current

Cell voltage 3.6V, for 3-cell Typ. 15 μ A(Iq)

Cell voltage 2.0V, for 3-cell Typ. 0.5 μ A(Isd)

- SSOP16(pitch 0.65mm) Package

- Variety of detector threshold

Over-charge detector threshold-V_{cu}:3.7V-4.5V step of 0.1V

Overcharge Release Voltage-V_{CL}=V_{cu}-0.15V

Over-discharge detector threshold V_{DL}:2.4V-3.0V step of 0.1V

Over-discharge Release Voltage- V_{DR}= V_{DL} +0.4V

Discharge-current threshold 0.2V

Short detector threshold 1.5V (Fixed)

Charge-current threshold -0.2V

- Setting of Output delay time

Over-charge detector Output Delay 1.0s

Over-discharge detector Output Delay 100ms

Discharge-current detector Output Delay 9ms

Charge-current detector Output Delay 9ms

Short Circuit detector Output Delay 100 μ s

- 0V Battery Charging Function

- Built-in Cell balance Function

- ESD HBM >4000V

- RoHS Compliant and Lead Pb Free

APPLICATIONS

Power Tools

E-Bike

Power Bank

3 Cell Lithium-ion or Lithium polymer rechargeable battery pack




Figure 1. Typical Application Circuit

ORDERING INFORMATION

PART NUMBER	Package	Overcharge Detection Voltage [V _{cu}] (V)	Overcharge Release Voltage [V _{cl}] (V)	Overdischarge Detection Voltage [V _{dl}] (V)	Overdischarge Release Voltage [V _{dr}] (V)	Overcurrent Detection Voltage [I _{ov1}] (V)	Cell Balance Voltage [V _{bl}](V)	Top Mark
HM8253A	SSOP16	4.25	4.10	2.7	3.1	0.2	3.83V	HM8253AYW

Note: "YW" is manufacture date code, "Y" means the year, "W" means the week

PIN CONFIGURATION




Figure 2. SSOP16 (TOP VIEW)

PIN DESCRIPTION

HM8253A PIN NUMBER	PIN NAME	PIN DESCRIPTION
1,	OC	Connection pin of charge control FET gate (CMOS output)
3	VM	Voltage detection pin between VM pin and VSS pin (Overcurrent / charger detection pin)
5	TEST	Test Pin, Not Use
9	V3/VDD	Positive terminal Pin for Cell-3,VDD pin for the IC
10	BL3	Cell balance control pin for Cell-3
11	V2	Positive terminal Pin for Cell-2
12	BL2	Cell balance control pin for Cell-2
13	V1	Positive terminal Pin for Cell-1
14	BL1	Cell balance control pin for Cell-1
15	VSS	VSS pin. Ground pin for the IC
16	OD	Connection pin of discharge control FET gate (CMOS output)
2,4,6,7,8	NC	Not Used

ABSOLUTE MAXIMUM RATINGS

(Note: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

PARAMETER	VALUE	UNIT
VDD Supply Voltage; VM	-0.3~30	V
V1、BL1 to Vss; V2、BL2 to V1 ; V3、BL3 to V2	-0.3~6.5	V
OC	VSS-0.3~VSS+30	V
OD	VSS+0.3~VDD+0.3	V
Operating Ambient Temperature	-40 to 85	°C
Maximum Junction Temperature	125	°C
Storage Temperature	-55 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C
Power Dissipation at T=25°C	0.6	W
Package Thermal Resistance (Junction to Ambient) θ_{JA}	210	°C/W
Package Thermal Resistance (Junction to Case) θ_{JC}	35	°C/W
ESD(HBM)	6000	V

ELECTRICAL CHARACTERISTICS

Typicals and limits appearing in normal type apply for $T_A = 25^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Detection Voltage						
Overcharge Detection Voltage	V_{CU}		4.20	4.25	4.30	V
Overcharge Release Voltage	V_{CL}		4.05	4.10	4.15	V
Overdischarge Detection Voltage	V_{DL}		2.6	2.7	2.8	V
Overdischarge Release Voltage	V_{DR}		3.0	3.1	3.2	V
Charger Detection Voltage	V_{CHA}		-0.17	-0.2	-0.23	V
Discharger Detection Voltage	V_{DIS}		0.17	0.2	0.23	V
Current Consumption						
Current Consumption in Normal Operation	I_{OPE}	$V_{DD}=3.6\text{V}$ $VM=0\text{V}$		15	20	μA
Current Consumption in power Down	I_{PDN}	$V_{DD}=2.0\text{V}$ VM pin floating		0.5	1	μA
Detection Delay Time						
Overcharge Voltage Detection Delay Time	t_{CU}			1		S
Overdischarge Voltage Detection Delay Time	t_{DL}			100		mS
Overdischarge Current Detection Delay Time	t_{IOV}	$V_{DD}=3.6\text{V}$		9		mS
Load Short-Circuiting Detection Delay Time	t_{SHORT}	$V_{DD}=3.6\text{V}$		100		μS

Cell balance						
Cell Balance Voltage Threshold	V_{BL}	Other Cell Voltage 3.6V	3.75	3.83	3.90	V
Cell Balance Voltage hysteresis				50		mV

BLOCK DIAGRAMS




Figure 3. Functional Block Diagram

OPERATION

Over-Charge Detectors

While the cell is charged, the voltage between V1 pin and VSS pin (voltage of the Cell-1), the voltage between V2 pin and V1 pin (voltage of the Cell-2), the voltage between V3 pin and V2 pin (voltage of the Cell-3) are supervised. If at least one of the cells' voltage becomes equal or more than the over-charge detector threshold, the over-charge is detected, and an external charge control N-MOSFET turns off with OC pin being at "L" level via an external pull-down resistor and charge stops.

To reset the over-charge and make the OC pin level to "H" again after detecting over-charge, in such conditions that a time when all the cells' voltages are down to a level lower than over-charge released voltage. The output voltage of OC pin becomes "H", and it makes an external N-MOSFET turns on, and charge cycle is available. The over-charge detectors have hysteresis. Internal fixed output delay times for over-charge detection and release from over-charge exist. Even if one of voltage of Cells keeps its level more than the over-charge detector threshold, and output delay time passes, over-charge voltage is detected. Even when the voltage of each cell becomes equal or higher level than V_{CU} if these voltages would be back to a level lower than the over-charge detector threshold within a time period of the output delay time, the over-charge is not detected. Besides, after detecting over-charge, each cell voltage is lower than the over-charge detector released voltage, even if just one of cells' voltage becomes equal or more than the over-charge released voltage within the released output delay time, over-charge is not released.

Over-Discharge Detectors

While the cells are discharged, the voltage between V1 pin and VSS pin (the voltage of Cell-1), the voltage between V2 pin and V1 pin (Cell-2 voltage), the voltage between V3 pin and V2 pin (Cell-3 voltage) are supervised. If at least one of the cells' voltage becomes equal or less than the over-discharge detector threshold, the over-discharge is detected and discharge stops by the external discharge control N-MOSFET turning off with the OD pin being at "L". The condition to release over-discharge voltage detector is that after detecting over-discharge voltage, all the cells' voltage becomes higher than the over-discharge released voltage, OD pin becomes "H" level, and by turning on the external N-MOSFET, discharge becomes possible. The over-discharge detectors have hysteresis.

Internal fixed output delay times for over-charge detection and release from over-charge exist. If at least one of the voltage of Cells is down to equal or lower than the over-discharge detector threshold, if the voltage of each Cell would be back to a level higher than the over-discharge detector threshold within a time period of the output delay time, the over-discharge is not detected. Output delay time for release from over-discharge is also set internally. After detecting over-discharge, supply current would be reduced and be into standby by halting unnecessary circuits and consumption current of the IC itself is made as small as possible.

Discharge-current Detector, & Short Circuit Protector

When the discharge is acceptable, VM voltage is supervised, if the load is short and VM voltage becomes equal or more than excess discharge current threshold, and equal or less than short detector threshold, the status becomes excess discharge current detected condition. If VM voltage becomes equal or more than short circuit detector threshold, the status becomes short circuit detected, then OD pin outputs "L" and by turning off the external MOSFET, large current flow is prevented. The excess discharge current detector and short detector has the fixed output delay time.

Charge-current detector

When the charge is acceptable, VM voltage is supervised, if the VM voltage becomes equal or more than excess charge current threshold, the status becomes excess charge current detected condition. then OC pin outputs "L" and by turning off the external MOSFET, large current flow is prevented. Output delay of excess charge current is internally fixed.

Cell balance function

When every cell voltage is above V_{BL} or every cell voltage is below V_{BL} , cell balance function will not work. If the voltage of only one cell or two cells is below V_{BL} and others' voltage is above V_{BL} , these cells(above V_{BL}) 's BLn pin will output "H" one by one and an external Nch transistor for cell balance turns on, and discharge path is connected in parallel with the cell and charge current is reduced.

The balance current can be set by one external resistor. absolute ratings must be cared.

If the cell balance function is unnecessary, BLn pin must be open.

PACKAGE OUTLINE(SSOP16)

Symbol	MIN (mm)	MAX (mm)	Symbol	MIN (mm)	MAX (mm)
A	6.15	6.25	C3	0.152	
A1	0.30TYP		C4	0.172	
A2	0.65TYP		H	0.05	0.15
A3	0.675TYP		θ	12° TYP4	
B	5.25	5.35	θ1	12° TYP4	
B1	7.65	7.95	θ2	10° TYP	
B2	0.60	0.80	θ3	0° ~ 8°	
C	1.70	1.80	R	0.20TYP	
C1	1.75	1.95	R1	0.15TYP	
C2	0.799				

